The application of many CCDs (Charge-CoupledDevice) in a large system requires efficient clock drivers capable of delivering to capacitive loads large voltage swing, fast rise and fall times with low power consumption. The driver circuit described meets these requirements using off-the-shelf inexpensive transistors. Notable aspect is the absence of bias-current in the drivers with each output capable of delivering 17 V in 5 ns.
INTRODUCTION
Analog-to-digital (A/D) converters with eightbits resolution and 10 MHz bandwidth are available but expensive. Coupled to these specifications the need to digitize many channels in a proposed high-energy physics experiment, the total cost of A/D converters in such a large system would be prohibitive. A solution to this problem is to use CCDs as low-cost analog sampled preprocessors'. Two advantages are: a) provision for analog delay, and b) sample and hold, thereby reducing the cost of subsequent A/D converters.
A difficulty in the application of many CCDs is the design of a high performance and inexpensive clock driver circuit. Each driver must be capable of delivering to a relatively large capacitive load large voltage swing with small rise and fall times. In addition, low operating power is a factor which must be met for operational economy in a large system. A driver circuit which meets these requirements has been designed and tested to specifically drive Fairchild The complimentary emitter-follower output pair operates without the usual bias current which contributes to increased standby power. To function efficiently, the design incorporates the parasitic inductance in series with the load capacitance to form a series resonant circuit. The "fly-wheel" effect of the resonant circuit provides additional charge to the load to compensate for voltage lost through base-emitter drop. Series damping resistor is necessary to minimize overshoots. Multi-Output Driver Circuit Figure 2 shows the final design of a four (4) output version of the basic driver circuit. Operation is similar except for the following additions: Q3-Q4 now provides additional current-yain and buffering between the amplifier and output drivers; the 10 n -100 pF network in the emitter-circuit of Ql-Q2 prevents the amplifier from breaking into oscillations; collector diode H-P 2800 prevents Q2 from saturation; and amplifier peaking coil (0.3 piH) contributes to smaller rise and fall times. 10 Q resistors at the emitter-follower output stage minimize pulse overshoot and ringing. 
